What is claimed is:

- 1. A process for integrating an alignment mark and a
 2 trench device, comprising the steps of:
- providing a substrate having a device region and an
 alignment mark region;
- forming a first trench in the device region and a
 second trench in the alignment mark region,
 wherein the second trench has a width larger than
 the first trench;
- 9 forming a trench capacitor in each of the low portion 10 of the first and second trenches;
- forming a first polysilicon layer on the trench capacitor in each of the first and second trenches;
- forming a second polysilicon layer overlying the
 substrate and filling in the first trench and
 simultaneously and conformably forming the second
 polysilicon layer over the inner surface of the
 second trench; and
- removing the second polysilicon layer and a portion of
 the first polysilicon layer on the alignment mark
 region and simultaneously leaving a portion of
 the second polysilicon layer in the first trench
 on the device region by an etch back process.
 - 1 2. The process as claimed in claim 1, wherein the 2 substrate is a silicon wafer and the alignment mark region 3 is at the scribe line of the wafer.

trench capacitor comprises:

- 1 3. The process as claimed in claim 1, wherein the
- a bottom electrode formed in the substrate around each
- 4 of the lower portions of the first and second
- 5 trenches;
- a top electrode disposed in each of the lower portion
- of the first and second trenches; and
- 8 a capacitor dielectric layer disposed between the
- 9 bottom and top electrodes.
- 1 4. The process as claimed in claim 1, wherein the
- 2 first polysilicon layer has a thickness of about 2000Å to
- 3 4000Å.

2

- 1 5. The process as claimed in claim 1, wherein the
- 2 second polysilicon layer has a thickness of about 2000Å to
- 3 4000Å.
- 1 6. The process as claimed in claim 1, wherein the
- 2 etch back process comprises a polishing treatment to remove
- 3 the second polysilicon layer overlying the substrate.
- 1 7. The process as claimed in claim 6, wherein the
- 2 polishing treatment is chemical mechanical polishing.
- 1 8. A process for integrating an alignment mark and a
- 2 trench device, comprising the steps of:
- 3 providing a substrate having a first trench and a
- 4 second trench, wherein the second trench serves
- as the alignment mark and has a width larger than
- 6 the first trench;

- forming the trench device in each of the low portions of the first and second trenches;
- 9 forming a first conductive layer on the trench device 10 in each of the first and second trenches;
- forming a second conductive layer overlying the
 substrate and filling in the first trench and
 simultaneously and conformably forming the second
 conductive layer over the inner surface of the
 second trench; and
- removing the second conductive layer and a portion of
 the first conductive layer in the second trench
 and simultaneously leaving a portion of the
 second conductive layer in the first trench by an
 etch back process.
 - 1 9. The process as claimed in claim 8, wherein the 2 substrate is a silicon substrate.
 - 1 10. The process as claimed in claim 8, wherein the 2 trench device is a trench capacitor.
 - 1 11. The process as claimed in claim 10, wherein the trench capacitor comprises:
 - a bottom electrode formed in the substrate around each of the lower portion of the first and second trenches;
 - a top electrode disposed in each of the lower portions

 of the first and second trenches; and
 - 8 a capacitor dielectric layer disposed between the top 9 and bottom electrodes.

Client's ref.:91120 Our ref:0548-9154US/final/王琮郁(spin)/ Steve

- 1 12. The process as claimed in claim 8, wherein the
- 2 first conductive layer is a polysilicon layer.
- 1 13. The process as claimed in claim 12, wherein the
- 2 first conductive layer has a thickness of about 2000Å to
- 3 4000Å.
- 1 14. The process as claimed in claim 8, wherein the
- 2 second conductive layer is a polysilicon layer.
- 1 15. The process as claimed in claim 8, wherein the
- 2 second conductive layer has a thickness of about 2000Å to
- 3 4000Å.
- 1 16. The process as claimed in claim 8, wherein the
- 2 etch back process comprises a polishing treatment to remove
- 3 the second conductive layer overlying the substrate.
- 1 17. The process as claimed in claim 16, wherein the
- 2 polishing treatment is chemical mechanical polishing.